

## MULTILEVEL PIPELINE REGISTER

IDT29FCT520A IDT29FCT520B IDT29FCT520C

#### **FEATURES:**


- Equivalent to AMD's Am29520 bipolar Multilevel Pipeline Register in pinout/function, speed and output drive over full temperature and voltage supply extremes
- Four 8-bit high-speed registers
- Dual two-level or single four-level push-only stack operation
- · All registers available at multiplexed output
- · Hold, transfer and load instructions
- · Provides temporary address or data storage
- IOL = 48mA (commercial), 32mA (military)
- CMOS power levels (1mW typ. static)
- Substantially lower input current levels than AMD's bipolar (5μA typ.)
- TTL input and output level compatible
- CMOS output level compatible
- · Manufactured using advanced CMOS processing
- Available in 300 mil plastic and hermetic DIP, as well as LCC, SOIC and CERPACK
- Product available in Radiation Tolerant and Radiation Enhanced versions
- · Military product compliant to MIL-STD-883, Class B

#### **DESCRIPTION:**

The IDT29FCT520A/B/C contains four 8-bit positive edgetriggered registers. These may be operated as a dual 2-level or as a single 4-level pipeline. A single 8-bit input is provided and any of the four registers is available at the 8-bit, 3-state output.

In the IDT29FCT520A/B/C when data is entered into the first level (I = 2 or I = 1), the existing data in the first level is moved to the second level. Transfer of data to the second level is achieved using the 4-level shift instruction (I = 0). This transfer also causes the first level to change.


#### **FUNCTIONAL BLOCK DIAGRAMS**




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

**MAY 1992** 

## **PIN CONFIGURATIONS**





## **DEFINITION OF FUNCTIONAL TERMS**


Pin Names	Description					
Dn	Register input port.					
CLK	Clock input. Enter data into registers on LOW-to-HIGH transitions.					
lo, l1	Instruction inputs. See Figure 1 and Instruction Control Tables.					
S0, S1	Multiplexer select. Inputs either register A1, A2, B1 or B2 data to be available at the output port.					
ŌĒ	Output enable for 3-state output port					
Yn	Register output port.					

2620 tbl 01

## **REGISTER SELECTION**

S <sub>1</sub>	So	Register
0	0	B2
0	1	B1
1	0	A2
1	1	A1

2620 tbl 02



**NOTE:**1. I = 3 for hold.

Figure 1. Data Loading in 2-Level Operation

## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	>
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vcc	-0.5 to Vcc	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
Рт	Power Dissipation	0.5	0.5	W
lout	DC Output Current	120	120	mA

NOTES:

2620 tbl 03

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted.
- 2. Inputs and Vcc terminals.
- Outputs and I/O terminals.

## **CAPACITANCE** (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	6	10	pF
Соит	Output Capacitance	Vout = 0V	8	12	pF

#### NOTE:

2620 tbl 04

1. This parameter is measured at characterization data but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: VLC = 0.2V, VHC = VCC - 0.2V

Commercial: TA = 0°C to +70°C, VCC =  $5.0V \pm 5\%$ ; Military: TA = -55°C to +125°C, VCC =  $5.0V \pm 10\%$ 

Symbol	Parameter	Test Condi	Min.	Typ. <sup>(2)</sup>	Max.	Unit	
VIH	Input HIGH Level	Guaranteed Logic HIGH Level			_	_	V
VIL	Input LOW Level	Guaranteed Logic LOW Leve	el		_	0.8	V
lін	Input HIGH Current	Vcc = Max.	VI = VCC	_	_	5	μΑ
			VI = 2.7V	_	_	5 <sup>(4)</sup>	
lıL	Input LOW Current		VI = 0.5V	_	_	-5 <sup>(4)</sup>	
			Vı = GND		_	<b>-</b> 5	
lozh	Off State (High Impedance)	Vcc = Max.	Vo = Vcc	_	_	10	μΑ
	Output Current		Vo = 2.7V		_	10 <sup>(4)</sup>	
lozL			Vo = 0.5V		_	-10 <sup>(4)</sup>	
			Vo = GND	_	_	-10	
VIK	Clamp Diode Voltage	Vcc = Min., IN = -18mA			-0.7	-1.2	V
los	Short Circuit Current	Vcc = Max. <sup>(3)</sup> , Vo = GND		-60	-120	_	mA
Vон	Output HIGH Voltage	$VCC = 3V$ , $VIN = VLC$ or $VHC$ , $IOH = -32\mu A$		VHC	Vcc	_	V
		Vcc = Min.	Іон = –300μА	VHC	Vcc	_	
		VIN = VIH or VIL IOH = -12mA MIL.		2.4	4.3	_	
			Iон = −15mA COM'L.	2.4	4.3	_	
Vol	Output LOW Voltage	VCC = 3V, VIN = VLC or VHC, IOL = 300μA		_	GND	VLC	V
		Vcc = Min.	Ιοι = 300μΑ	_	GND	VLC <sup>(4)</sup>	
		VIN = VIH or VIL	IOL = 32mA MIL.		0.3	0.5	
			IOL = 48mA COM'L.	_	0.3	0.5	

#### NOTES:

2620 tbl 05

4

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient and maximum loading.
- 3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- 4. This parameter is guaranteed but not tested.

## POWER SUPPLY CHARACTERISTICS VLC = 0.2V, VHC = VCC - 0.2V

Symbol	Parameter	Test Conditions <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Unit	
Icc	Quiescent Power Supply Current	Vcc = Max. Vin ≥ Vhc; Vin ≤ VLc		_	0.2	1.5	mA
Δlcc	Quiescent Power Supply Current, TTL Input HIGH	VCC = Max. $VIN = 3.4V^{(3)}$		_	0.5	2.0	mA
ICCD	Dynamic Power Supply Current <sup>(4)</sup>	Vcc = Max., Outputs OpenVIN ≥ VHC $\overline{OE}$ = GNDVIN ≤ VLCOne Input Toggling50% Duty Cycle		_	0.15	0.25	mA/ MHz
Ic	Total Power Supply Current <sup>(6)</sup>	Vcc = Max., Outputs Open fcP = 10MHz 50% Duty Cycle	VIN ≥ VHC VIN ≤ VLC (FCT)	_	1.7	4.0	mA
		OE = GND One Bit Toggling at fi = 5MHz, 50% Duty Cycle  VIN = 3.4V VIN = GND		_	2.2	6.0	
		Vcc = Max., Outputs Open fcP = 10MHz 50% Duty Cycle	VIN ≥ VHC VIN ≤ VLC (FCT)	_	7.0	12.8 <sup>(5)</sup>	
		OE = GND Eight Bits Toggling at fi = 5MHz, 50% Duty Cycle	VIN = 3.4V VIN = GND	_	9.2	21.8 <sup>(5)</sup>	

#### NOTES:

2620 tbl 06

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Per TTL driven input (VIN = 3.4V); all other inputs at VCC or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- 5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC
  - $IC = ICC + \Delta ICC DHNT + ICCD (fCP/2 + fiNi)$

Icc = Quiescent Current

 $\Delta$ Icc = Power Supply Current for a TTL HIgh Input (VIN = 3.4V)

DH = Duty Cycle for TTL Inputs High

NT = Number of TTL inputs at DH

ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

fcP = Clock Frequency for Register Devices (Zero for Non-Register Devices)

fi = Input Frequency

Ni = Number of Inputs at fi

All currents are in milliamps and all frequencies are in megahertz.

7.2 5

## **SWITCHING CHARACTERISTICS OVER OPERATING RANGE**


			IDT54/74FCT520A			IDT54/74FCT520B				IDT54/74FCT520C					
			Co	m'l.	М	il.	Co	m'l.	M	lil.	Cor	n'l.	М	il.	
Symbol	Parameter	Condition <sup>(1)</sup>	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Unit
tPHL tPLH	Propagation Delay CLK to Yn	CL = 50pF $RL = 500\Omega$	2.0	14.0	2.0	16.0	2.0	7.5	2.0	8.0	2.0	6.0	2.0	7.0	ns
tPHL tPLH	Propagation Delay So or S1 to Yn		2.0	13.0	2.0	15.0	2.0	7.5	2.0	8.0	2.0	6.0	2.0	7.0	ns
tsu	Set-up Time HIGH or LOW Dn to CLK		5.0	_	6.0	_	2.5	_	2.8	_	2.5	_	2.8	_	ns
tH	Hold Time HIGH or LOW Dn to CLK		2.0	_	2.0	_	2.0	_	2.0	_	2.0	_	2.0	_	ns
tsu	Set-up Time HIGH or LOW to or I1 to CLK		5.0	_	6.0	_	4.0	_	4.5	_	4.0	_	4.5	_	ns
tH	Hold Time HIGH or LOW to or I1 to CLK		2.0	_	2.0	_	2.0	_	2.0	_	2.0	_	2.0	_	ns
tPHZ tPLZ	Output Disable Time		1.5	12.0	1.5	13.0	1.5	7.0	1.5	7.5	1.5	6.0	1.5	6.0	ns
tPZH tPZL	Output Enable Time		1.5	15.0	1.5	16.0	1.5	7.5	1.5	8.0	1.5	6.0	1.5	7.0	ns
tw	Clock Pulse Width HIGH or LOW		7.0	_	8.0	_	5.5	_	6.0	_	5.5	_	6.0		ns

#### NOTES:

2620 tbl 07

- 1. See test circuit and waveforms.
- Minimum units are guaranteed but not tested on Propagation Delays.
   Typical values are at VCC = 5.0V, +25°C ambient and maximum loading.

# TEST CIRCUITS AND WAVEFORMS TEST CIRCUITS FOR ALL OUTPUTS



## **SWITCH POSITION**

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open


#### **DEFINITIONS:**

2620 tbl 08


CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to Zo∪T of the Pulse Generator.


## SET-UP, HOLD AND RELEASE TIMES




#### **PULSE WIDTH**



## PROPAGATION DELAY




## **ENABLE AND DISABLE TIMES**



**NOTES** 2620 drw 05

- Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- 2. Pulse Generator for All Pulses: Rate  $\leq$  1.0 MHz; Zo  $\leq$  50 $\Omega$ ; tr  $\leq$  2.5ns; tr  $\leq$  2.5ns.

## ORDERING INFORMATION



2620 drw 04